

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **2000165905 A**(43) Date of publication of application: **16.06.00**(51) Int. Cl. **H04N 9/44****H03L 7/08****H03L 7/22****H04N 5/06****H04N 9/00**(21) Application number: **10338181**(22) Date of filing: **27.11.98**(71) Applicant: **MITSUBISHI ELECTRIC
CORPMITSUBISHI DENKI
SYSTEM LSI DESIGN KK**(72) Inventor: **NAKATANI TAKASHI**(54) **CLOCK GENERATION CIRCUIT**

(57) Abstract:

PROBLEM TO BE SOLVED: To transmit a clock for video signal generation, etc., by specifying the frequency of a basic clock, outputting the multiplication clock, on the other hand, specifying the frequency of the multiplication clock, also specifying the frequency of the frequency division clock and outputting the multiplication clock.

SOLUTION: A phase comparator circuit 12 of a multiplication circuit 11 compares the phase of an about 4.43 MHz basic clock fsc with the phase of a multiplication clock outputted from a voltage controlled oscillation circuit 15. A charge pump circuit 13 outputs an L-pulse or an H-pulse, and a lowpass filter circuit 14 cuts a high frequency component and lowers or raises a voltage level to be applied to the circuit 15. The circuit 15 oscillates the multiplication clock of a frequency corresponding to 2n times as high as the frequency of the basic clock fsc and outputs a 1st clock. And, a frequency dividing circuit 17 divides the frequency of the multiplication clock into 227

frequencies and multiplies the frequency of the frequency division clock by 128 times and outputs it to a multiplication circuit 18.

COPYRIGHT: (C)2000,JPO

